Regviz

Alif Semiconductor /AE722F80F55D5AS_CM55_HE_View /ADC120 /ADC_SHIFT_CONTROL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADC_SHIFT_CONTROL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5AS_CM55_HE_View/ADC120/ADC_SHIFT_CONTROL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SHIFT_CONTROL 0 (Val_0x0)SHIFT_DIR

SHIFT_DIR=Val_0x0

Description

ADC Data Shift Select Register

Fields

SHIFT_CONTROL

Shift these bits before loading value into the sample registers (ADC_SAMPLE_REG_n). To calculate the sample average, program this bit field with the number of bits to shift right based upon the number of samples taken: 1 sample: no shift 2 samples: shift right 1 bit 4 samples: shift right 2 bits 256 samples: shift right 8 bits If any additional shift left or right is desired it should be added to or subtracted from the averaging shift above, and the resulting value programmed into this register.
SHIFT_DIR

Shift averaged value before loading into the sample registers (ADC_SAMPLE_REG_n):

0 (Val_0x0): Shift averaged value left

1 (Val_0x1): Shift averaged value right

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data